rcbench
Servo and ESC test bench: panel, IOmcu and shared C
Loading...
Searching...
No Matches
sense_page_t Struct Reference

The state of the SENSE page: its three register images, the generations, the pins and the map and limit registers. More...

#include <sense_page.h>

Data Fields

uint16_t sense [LINK_SN_COUNT]
uint16_t servo [LINK_SS_COUNT]
uint16_t win [LINK_SW_COUNT]
uint16_t cfg_gen
uint16_t cap_gen
bool sensed
uint8_t bound
uint8_t ports
uint64_t held
uint16_t map [LINK_SM_COUNT]
bool map_set
uint16_t xwin [2][LINK_SX_COUNT]
uint16_t limit [LINK_SL_COUNT]
uint16_t lim_seen [LINK_SL_KEPT]

Detailed Description

The state of the SENSE page: its three register images, the generations, the pins and the map and limit registers.

Field Documentation

◆ bound

uint8_t sense_page_t::bound

bit n: output slot n is bound to silicon (sense_page_bound()); 0 until told

◆ cap_gen

uint16_t sense_page_t::cap_gen

moves with each arm and each end of a capture's order

◆ cfg_gen

uint16_t sense_page_t::cfg_gen

moves with each change of the set-up

◆ held

uint64_t sense_page_t::held

the pins core 1 still holds, as of its last snapshot, whatever set-up it was under

◆ lim_seen

uint16_t sense_page_t::lim_seen[LINK_SL_KEPT]

core 1's over_n as last taken

◆ limit

uint16_t sense_page_t::limit[LINK_SL_COUNT]

SENSE_LIMIT (protocol 4.27); see sense_limit.h

◆ map

uint16_t sense_page_t::map[LINK_SM_COUNT]

SENSE_MAP (protocol 4.25): 0 to 25 as written, while map_set; 26 to 30 as published; see sense_map.h

◆ map_set

bool sense_page_t::map_set

the map has been written and is in force; false: it is SENSE's one part

◆ ports

uint8_t sense_page_t::ports

bit n: programming port n renders a pulse (sense_page_ports()); 0 until told

◆ sense

uint16_t sense_page_t::sense[LINK_SN_COUNT]

the SENSE page

◆ sensed

bool sense_page_t::sensed

BENCH carries the INA228's numbers

◆ servo

uint16_t sense_page_t::servo[LINK_SS_COUNT]

the SERVO_SENSE page

◆ win

uint16_t sense_page_t::win[LINK_SW_COUNT]

the SERVO_WIN page; its capture registers are servo's, filled at the read

◆ xwin

uint16_t sense_page_t::xwin[2][LINK_SX_COUNT]

SENSE_WIN_A and SENSE_WIN_B as published


The documentation for this struct was generated from the following file: